

Claims:

1. A cache memory subsystem comprising:

5 a cache controller; and

a cache memory including a plurality of memory chips coupled to said
cache controller for storing a plurality of cache lines, wherein
separate subsets of said plurality of cache lines form separate
10 classes of cache lines, and wherein address tags of cache lines of
different classes are stored in different ones of said memory chips.

2. The cache memory subsystem as recited in claim 1, wherein said cache controller
is configured to concurrently access a first address tag corresponding to a first cache line
15 and a second address tag corresponding to a second cache line.

3. The cache memory subsystem as recited in claim 2, wherein said first cache line
corresponds to a first snoop request and wherein said second cache line corresponds to a
second snoop request.

20 4. The cache memory subsystem as recited in claim 1, wherein said first address tag
is stored in a first of said plurality of memory chips and wherein said second address tag
is stored within a second of said plurality of memory chips.

25 5. The cache memory subsystem as recited in claim 1, wherein each of said plurality
of cache lines includes a tag field to store a corresponding address tag and a data field to
store corresponding data.

30 6. The cache memory subsystem as recited in claim 5, wherein said tag field further
stores state information indicative of a coherency state of said corresponding data.

7. The cache memory subsystem as recited in claim 6, wherein a portion of each of said plurality of said cache lines is stored in each of said plurality of memory chips.

8. The cache memory subsystem as recited in claim 7, wherein said cache controller
5 is configured to receive a plurality of snoop requests, wherein each of said plurality of snoop requests includes an address having an index portion and a tag portion.

9. The cache memory subsystem as recited in claim 8, wherein said cache controller
is configured to convey a first index corresponding to a first cache line to a first of said
10 memory chips and to concurrently convey a second index corresponding to a second
cache line to a second of said memory chips.

10. The cache memory subsystem as recited in claim 9, wherein said first cache line
corresponds to a first snoop request received by said cache memory subsystem and
15 wherein said second cache line corresponds to a second snoop request received by said
cache memory subsystem.

11. A cache memory subsystem comprising:
20 a cache controller; and

a cache memory coupled to said cache controller for storing a plurality of cache
lines, wherein said cache memory includes a plurality of memory sections,
wherein each of said memory sections is separately addressable through
25 separate address lines coupled to said cache controller, and wherein each
memory section of said cache memory is configured to store a portion of
each of said plurality of cache lines;

wherein said cache controller is configured to control accesses to said cache
30 memory such that a first set of address tags corresponding to a first subset
of said plurality of cache lines is stored in a first of said plurality of

memory sections and such that a second set of address tags corresponding to a second subset of said plurality of cache lines is stored in a second of said plurality of memory sections.

5 12. The cache memory subsystem as recited in claim 11, wherein said cache controller is configured to concurrently access a first address tag corresponding to a first cache line and a second address tag corresponding to a second cache line.

10 13. The cache memory subsystem as recited in claim 12, wherein said first cache line corresponds to a first snoop request and wherein said second cache line corresponds to a second snoop request.

15 14. The cache memory subsystem as recited in claim 11, wherein said first address tag is stored in a first of said plurality of memory sections and wherein said second address tag is stored within a second of said plurality of memory sections.

20 15. The cache memory subsystem as recited in claim 11, wherein each of said plurality of cache lines includes a tag field to store a corresponding address tag and a data field to store corresponding data.

16. The cache memory subsystem as recited in claim 15, wherein said tag field further stores state information indicative of a coherency state of said corresponding data.

25 17. The cache memory subsystem as recited in claim 16, wherein a portion of each of said plurality of said cache lines is stored in each of said plurality of memory sections.

18. The cache memory subsystem as recited in claim 17, wherein said cache controller is configured to receive a plurality of snoop requests, wherein each of said plurality of snoop requests includes an address having an index portion and a tag portion.

30

19. The cache memory subsystem as recited in claim 18, wherein said cache controller is configured to convey a first index corresponding to a first cache line to address a first of said memory sections and to concurrently convey a second index corresponding to a second cache line to address a second of said memory sections.

5

20. The cache memory subsystem as recited in claim 19, wherein said first cache line corresponds to a first snoop request received by said cache memory subsystem and wherein said second cache line corresponds to a second snoop request received by said cache memory subsystem.

10

21. The cache memory subsystem as recited in claim 11, wherein said cache controller is configured to read a first address tag corresponding to a first cache line concurrently with writing to a tag corresponding to a second cache line.

15 22. The cache memory subsystem as recited in claim 21, wherein said first cache line corresponds to a first snoop request and wherein said second cache line corresponds to a second snoop request.

23. A computer system comprising:

20

a processor; and

a cache memory subsystem coupled to said processor, wherein said cache memory subsystem includes:

25

a cache controller; and

a cache memory coupled to said cache controller for storing a plurality of cache lines, wherein said cache memory

30

includes a plurality of memory sections, wherein each of said memory sections is separately addressable through

separate address lines coupled to said cache controller, and wherein each memory section of said cache memory is configured to store a portion of each of said plurality of cache lines;

5

wherein said cache controller is configured to control accesses to said cache memory such that a first set of address tags corresponding to a first subset of said plurality of cache lines is stored in a first of said plurality of memory sections and such that a second set of address tags corresponding to a second subset of said plurality of cache lines is stored in a second of said plurality of memory sections.

10

24. A method of operating a cache memory subsystem comprising:

15

storing a plurality of cache lines within corresponding entries of a plurality of memory chips, wherein an address tag corresponding to a first cache line is stored in a first of said memory chips and wherein a second address tag corresponding to a second cache line is stored in a second of said memory chips;

20

receiving a plurality of snoop requests; and

25

reading said first address tag and said second address tag from said first and second memory chips concurrently in response to said plurality of snoop requests.

25. A cache memory subsystem comprising:

30

means for storing a plurality of cache lines within corresponding entries of a plurality of memory chips, wherein an address tag corresponding to a first

cache line is stored in a first of said memory chips and wherein a second address tag corresponding to a second cache line is stored in a second of said memory chips;

5 means for receiving a plurality of snoop requests; and

means for reading said first address tag and said second address tag from said first and second memory chips concurrently in response to said plurality of snoop requests.

10